Here, we propose a merged SET-MOSFET logic that can circumvent the above problems, achieving a voltage gain and output amplitude much larger than those of the conventional SET circuit. Figure I shows schematics of the conventional SET inverter (a) , and the merged SET-MOSFET inverter (b) Fig. 4 . Originally, the SET ld-y", characteristics have a large Vr" dependence as indicated in Fig. 2 , and this Vr" dependence is alleviated by the MOSFET. When the SET /d-y". curve selected by the V*, setting crosses the load line {, the output switches between high and low levels as is seen in Fig. 4(a) . Owing to the reduced negative feedback from V,,,,, high voltage gain of more than 40 is achieved. The SET-MOSFET logic also has multiple-valued functions. The input-output characteristics shown in Fig.   4 (a) can readily be used as a literal gate, which is a basic element of multiple-valued logic [2] . When the input and output terminals are shorted, the SET-MOSFET inverter has 2-terminal multipeaked negative resistance characteristics as shown in Fig. 6 . This can work as a multiple-valued memory if an appropriate load device like a constant-current source is connected.
Principle of Operation

Conclusions
A merged SET-MOSFET logic is introduced that features large voltage gain and output amplitude far exceed the limits of CulCoandelCyinherent to SET. It is suitable for a SET-Io-CMOS interface circuit, and is also useful as a basic element for multiple-valued functions. 
